DIGITAL LOGIC DESIGN Unit wise Question Bank

| | QUESTION | Blooms | Course |
|-------|--|------------|---------|
| S. No | | Taxonomy | Outcome |
| | | Level | |
| | UNIT-I | | |
| 1 | Write short notes on binary number systems? | Understand | 1 |
| 2 | Discuss 1's and 2's complement methods of subtraction? | Understand | 1 |
| 3 | Discuss octal number system? | 1 | 1 |
| 4 | State and prove transposition theorem? | Knowledge | 1 |
| 5 | Explain how do you convert AOI logic to NAND logic? | Understand | 1 |
| 6 | Write a short note on five bit BCD codes? | Understand | 1 |
| 7 | Explain the specialty of unit –distance code? State where they are used? | Understand | 1 |
| 8 | Write a short note on error correcting codes? | Understand | 1 |
| 9 | State and prove De-Morgan theorem? | Knowledge | 1 |
| 10 | Discuss what a logic design is and what do u mean by positive logic system? | Understand | 1 |
| 11 | Convert (4085)9 into base-5? | 1 | 1 |
| 12 | Write the first 20 decimal digits in base 3? | Understand | 1 |
| 13 | with examples? | Understand | 1 |
| 14 | Explain the addition of two signed binary number along with examples? | Understand | 1 |
| 15 | Differentiate between binary code and BCD code? | Understand | 1 |
| 16 | Explain how binary values are stored in memory? | Understand | 1 |
| 17 | Write the Axiomatic Definitions of Boolean Algebra? | Understand | 1 |
| 18 | Write a table stating all the postulates and theorems of Boolean Algebra that are required for logic minimization? | Understand | 1 |
| 19 | Convert $f(x) = x + y'z$ into canonical form? | Understand | 1 |
| 20 | State and prove idempotent laws of Boolean algebra? | Knowledge | 1 |
| | UNIT-II | | |
| 1 | Define K-map? Name its advantages and disadvantages? | Knowledge | 2 |
| 2 | Write the block diagram of 2-4 and 3-8 decoders? | Understand | 2 |
| 3 | Define magnitude comparator? | 2 | 5 |
| 4 | Describe what do you mean by look-ahead carry? | Understand | 2 |
| 5 | Summarize the Boolean function $\mathbf{x'yz} + \mathbf{x'yz'} + \mathbf{xy'z'} + \mathbf{xy'z}$ using K-map? | Understand | 2 |
| 6 | Explain how combinatorial circuits differ from sequential circuits? | Understand | 2 |
| 7 | Explain what are the IC components used to design combinatorial circuits with MSI and LSI? | Understand | 2 |
| 8 | Design the two graphic symbols for NAND gate? | Understand | 2 |
| 9 | Design the two graphic symbols for NOR gate? | Understand | 2 |
| 10 | Summarize the Boolean function $\mathbf{x'yz} + \mathbf{x'yz'} + \mathbf{xy'z'} + \mathbf{xy'z}$ without using K-map? | Understand | 2 |
| 11 | Explain the properties of EX-OR gate? | Understand | 2 |
| 12 | Solve the function of fig with AND-OR INVRET implementations? | Apply | 2 |
| | Solve the following using NAND gates? | | |
| 13 | a) $(A+B)(C+D)$ b) $A B + CD(A B^{I} + CD)$ | Apply | 2 |
| 14 | Sketch the following equation using k-map and realize it using NAND gate? | Apply | 2 |
| 15 | $\mathbf{Solve} \mathbf{V} - \mathbf{A} \mathbf{R}^{\mathbf{I}} + \mathbf{C} \mathbf{D} + (\mathbf{A}^{\mathbf{I}} \mathbf{R} + \mathbf{C}^{\mathbf{I}} \mathbf{D}^{\mathbf{I}}) \text{ using NAND sete?}$ | Apply | 2 |
| 15 | State that AND OR network is equivalent to NAND NAND network? | Knowledge | 2 |
| 17 | Show both NAND and NOR gates are called Universal gates? | Apply | 2 |
| 1/ | Sketch the following logic function using k-man and implement it using logic | r sppry | |
| 18 | gates? $V(A, B, C, D) = \sum_{m} (0, 1, 2, 2, 4, 7, 8, 0, 10, 11, 12, 14)$ | Apply | 2 |
| 10 | $\Gamma(\Lambda, D, C, D) = \sum \Pi(0, 1, 2, 3, 4, 7, 0, 7, 10, 11, 12, 14)$ | Understand | 2 |
| 20 | Analyze the steps for simplification of POS expression? | Apply | 2 |
| 20 | | * 1011 | 4 |
| 1 | Explain the design procedure for combinational circuits? | Understand | 3 |
| 2 | Apply various code conversion methods? | Apply | 3 |
| 3 | Design a 4-bit binary to BCD converter? | Understand | 3 |
| 4 | Design and implement a 8421 Grav code converter? | Understand | 3 |
| · · | Design a combinational logic circuit with 3 input variables that will produce logic | Understand | 3 |
| 5 | 1 output when more than one input variables are logic 1? | | |
| 6 | Compose and explain the block diagram of 4-bit parallel adder? | Understand | 3 |
| 7 | Design a logic circuit to convert BCD and gray code? | Understand | 3 |

| S. | OUESTION | Blooms | Course |
|----|---|------------|---------|
| No | QUESTION | Level | Outcome |
| 8 | Design a full adder using two half adders? | Understand | 3 |
| 9 | Explain magnitude comparator? Design a 3-bit comparator using logic gates? | Understand | 3 |
| 10 | Compose the circuit for 3 to 8 decoder and explain it with logic gate? | Understand | 3 |
| 11 | Construct the logic circuit for full subtractor using decoder? | Understand | 3 |
| 12 | Define binary decoder? Explain the working of 2:4 binary decoder? | Knowledge | 3 |
| 13 | Design Full adder using a suitable Decoder? | Apply | 3 |
| 14 | Define encoder? Design octal to binary encoder? | Knowledge | 3 |
| 15 | Design a 4-bit priority encoder? | Understand | 3 |
| 16 | Design the block diagram of a 4:1 multiplexer using 2:1 multiplexer? | Understand | 3 |
| 17 | Summarize the following Boolean function using 8:1 mux | Knowledge | 3 |
| | $F(A,B,C,D)=\pi M(0,3,5,8,9,10,12,14)$ | | |
| 18 | Explain how decoder acts as a demultiplexer? | Understand | 3 |
| 19 | Differentiate multiplexer and demultiplexer? | Apply | 3 |
| 20 | Explain the working of 8:1 multiplexer? | Understand | 3 |
| | UNIT-IV | T | 1 . |
| 1 | Differentiate combinational and sequential logic circuits? | Apply | 4 |
| 2 | Explain basic difference between a shift register and counter? | Understand | 4 |
| 3 | Illustrate applications of shift registers? | Apply | 4 |
| 4 | Define bidirectional shift register? | Knowledge | 4 |
| 5 | Describe dynamic shift register? | Knowledge | 4 |
| 6 | Define What is a UART? | Knowledge | 4 |
| 7 | Classify the basic types of counters? | Understand | 4 |
| 8 | Differentiate the advantages and disadvantages of ripple counters? | Apply | 4 |
| 9 | Explain what do you mean by terminal count? | Understand | 4 |
| 10 | Explain what is a variable modulus counter? | Understand | 4 |
| 11 | Design and explain gated latch logic diagram? | Understand | 4 |
| 12 | Define race around condition? How it can be avoided? | Knowledge | 4 |
| 13 | Convert a JK Flip Flop to i) SR ii) T iii) D | Understand | 4 |
| 14 | Convert a SR Flip-Flop to i) JK ii) D iii) T | Understand | 4 |
| 15 | Explain what is a synchronous latch? | Understand | 4 |
| 16 | Construct a latch using universal gates? | Apply | 4 |
| 17 | Explain what do you mean a stable state? | Understand | 4 |
| 18 | Define a Flip-Flop? | Knowledge | 4 |
| 19 | Define applications of Flip-Flops? | Knowledge | 4 |
| 20 | Explain what is meant by clocked flip-flop? | Understand | 4 |
| | UNIT-V | | |
| 1 | Explain the block diagram of memory unit? | Understand | 5 |
| 2 | Explain in detail about RAM and types of RAM? | Understand | 5 |
| 3 | Illustrate the features of a ROM cell? | Apply | 5 |
| 4 | Explain in detail about ROM and types of ROM? | Understand | 5 |
| 5 | Explain coincident memory decoding? | Understand | 5 |
| 6 | Describe what is meant by memory expansion? Mention its limits? | Understand | 5 |
| 7 | List a note on magnetic tape? | Understand | 5 |
| 8 | State the advantages and disadvantages of magnetic tape and magnetic disk? | Knowledge | 5 |
| 9 | Differentiate static and dynamic RAM? | Apply | 5 |
| 10 | Explain what is the use of cache memory? | Understand | 5 |
| 11 | Design and explain the following mapping techniques of cache: | Understand | 5 |
| | a) Direct mapping | ess. | 5 |
| | b) Associative mapping | | |
| 12 | Explain different replacement algorithms in detail? | Understand | 5 |
| 13 | Explain LRU algorithm in detail? | Understand | 5 |
| 14 | List and explain write policies used with cache memory? | Knowledge | 5 |
| 15 | List a note on performance issues of multilevel memory? | Knowledge | 5 |
| 16 | Explain HIT and MISS ratio in cache memory? | Understand | 5 |
| 17 | Explain the use of an associative-mapped TLB? | Understand | 5 |
| 18 | Design and explain how cache read operation is executed? | Understand | 5 |
| 19 | Explain PLA with the help of block diagram? | Understand | 5 |
| 20 | Explain the advantage of PLA over ROMs? | Understand | 5 |

Group - II (Long Answer Questions)

| S. No | Question | Blooms Taxonomy Level | Course Outcome |
|----------|--|-----------------------------|-------------------|
| | UNIT-I | | 1 |
| 1 | (a) Solve the subtraction with the following unsigned binary numbers by | Apply | |
| | taking the 2's complement of the subtrahend: | | |
| | i. $100 - 110000$ ii. $11010 - 1101$. | | 1 |
| | (b) Construct a table for 4 - 3 - 2 - 1 Weighted code and write 9154 using this code. Write short notes on binary number systems | | |
| 2 | (a) Solve arithmetic operation indicated below. Follow signed bit notation: | Apply | |
| 2 | i. 001110 + 110010 ii. 101011 - 100110. | rippiy | 1 |
| | (b) Explain the importance of gray code? | | |
| 3 | Solve (3250 - 72532) ₁₀ using 10's complement? | Apply | 1 |
| 4 | As part of an aircraft's functional monitoring system, a circuit is required to | Understand | |
| | indicate the status of the landing gears prior to landing. Green LED display | | |
| | turns on if all three gears are properly extended when the \gear down" switch | | |
| | nas been activated in preparation for fanding. Red LED display turns on if any of the gears fail to extend properly prior to landing. When a landing gear is | | 1 |
| | extended, its sensor produces a LOW voltage. When a landing gear is | | |
| | retracted, its sensor produces a HIGH voltage. Design a circuit to meet this | | |
| | requirement? | | |
| 5. | Solve (a) Divide 01100100 by 00011001 | Apply | 1 |
| | (b) Given that $(292)10 = (1204)b$ determine `b' | | 1 |
| 6. | Solve (a) What is the gray code equivalent of the Hex Number 3A7 | Apply | |
| | (b) Find the biquinary number code for the decimal numbers from 0 to | | 1 |
| | (c) Find 0 's complement (25.630). | | |
| 7. | Solve (a) Find $(72532 - 03250)$ using 9's complement. | Apply | |
| | (b) Show the weights of three different 4 bit self complementing codes | | 1 |
| | whose only negative weight is - 4 and write down number system from 0 to 9. | | |
| 8. | Decimal system became popular because we have 10 fingers. A rich person | Apply | |
| | On earth has decided to distribute Rs. one lakh equally to the following | | |
| | persons from various planets. Find out the amount each one of them will get | | |
| | In their respective currencies: | | 1 |
| | B from planet MARS possessing 6 fingers | | |
| | C from planet JUPITER possessing 14 fingers | | |
| | D from planet MOON possessing 16 fingers | | |
| 9. | State and prove any 4 Boolean theorems with examples? | Knowledge | 1 |
| 10. | Solve | Apply | |
| | a) Simplify to a sum of 3 terms: | | 1 |
| | A'C'D'+AC'+BCD+A'CD'+A'+AB'C' | | |
| 11 | Convert = 10101101 0111 to octal equivalent and hevadecimal equivalent? | Understand | 1 |
| 12 | Apply the representation of +65 and -65 in sign magnitude. Sign 1's | Apply | 1 |
| 12 | complement and sign 2's complement representation? | · · PP·J | 1 |
| 13 | State different ways for representing the signed binary numbers? | Knowledge | 1 |
| 14 | Solve addition and subtraction of (456)8 and (341)8? | Apply | 1 |
| 15 | Define weighted codes and non weighted codes with examples? | Knowledge | 1 |
| 16 | Explain what do you mean by error detecting and correcting codes? | Understand | 1 |
| 17 | Illustrate the rules for XS3 addition and subtraction? | Apply | 1 |
| 18 | Explain error occurred in the data transmission can be detected using parity bit? | Understand | |
| 19 | Illustrate IEEE standard floating formats for 32-bit and 64 bit with following examples? | Apply | 1 |
| 20 | Explain the truth tables of X-OR, NAND and NOR gates? | Understand | 1 |
| | UNIT-II | | <u></u> |
| | | | |
| 1. | A combinational circuit has 4 inputs(A,B,C,D) and three outputs(X,Y, \overline{Z})XYZ | Knowledge | |
| | represents a binary number whose value equals the number of 1's at the input is state the mintum equation for the $X X Z$ | | 2 |
| | 1 state the mattern expansion for the X and 7 | | |
| | in surve are maximum expansion for the 1 and 2 | | 1 |

| 2. | A combinational circuit has four inputs (A,B,C,D), which represent a binary- | Apply | |
|-----|--|---------------------|---|
| | coded-decimal digit. The circuit has two groups of four outputs - | | 2 |
| | S,T,U,V(MSB digit) and W,X,Y,Z.(LSB digit)Each group represents a BCD | | 2 |
| | digit. The output digits represent a decimal number which is five times the | | |
| | input number. Illustrate the minimum expression for all the outputs? | | |
| 3. | Summarize the following Boolean expressions using K-map and implement | Understand | |
| | them using NOR gates: | | 2 |
| | (a) $F(A, B, C, D) = AB'C' + AC + A'CD'$ | | |
| | (b) $F(W, X, Y, Z) = W'X'Y'Z' + WXY'Z' + W'X'YZ + WXYZ.$ | | |
| 4. | Design BCD to Gray code converter and realize using logic gates? | Understand | 2 |
| 5. | Design 2*4 decoder using NAND gates? | Understand | 2 |
| 6 | compile the following expression using Karnaugh map ($B'A + A'B + AB'$) | Understand | 2 |
| 7 | Design a circuit with three inputs (A B C) and two outputs (X Y) where the | Understand | 2 |
| 7. | outputs are the binary count of the number of "ON" (HIGH) inputs? | Onderstand | 2 |
| 8 | Implement the INVERTER gate OR gate and AND gate using NAND gate | Understand | 2 |
| 0. | NOR gate? | Onderstand | 2 |
| 9 | Design a circuit with four inputs and one output where the output is 1 if the | Understand | 2 |
| 9. | input is divisible by 3 or 7? | Understand | 2 |
| 10 | Implement Half adder using 4 NAND gates? | Understand | 2 |
| 10. | Implement the Boolean function $\mathbf{E} = \mathbf{A}\mathbf{B} + \mathbf{C}\mathbf{D} + \mathbf{E}$ using $\mathbf{N}\mathbf{A}\mathbf{N}\mathbf{D}$ gates only? | Understand | 2 |
| 11 | Example in the Boolean function $F = AB + CD + E$ using IVAIVD gates only? | Understand | 2 |
| 12 | Summarize the Boolean function $F(w, x, y, z) = 2(1, 5, 7, 11, 15) + d(w, x, y, z) = \Sigma(0, 2, 5)$ | Understand | 2 |
| 10 | y, L) = L(0, L, J) | A | 2 |
| 13 | Construct the logic diagram of a full subtractor using only 2-input NAND | Арріу | 2 |
| | gates? | | |
| 14 | Construct the logic diagram of a full subtractor using only 2-input NOR | Apply | 2 |
| | gates? | | |
| 15 | Use a multiplexer having three data select inputs to solve the logic for the | Apply | 2 |
| | function $F = \Sigma (0, 1, 2, 3, 4, 10, 11, 14, 15)$ | | |
| 16 | Identify all the prime implicants and essential prime implicants of the | Knowledge | 2 |
| | following functions Using karnaugh map. F(A,B,C,D) = | | 2 |
| | $\Sigma(0,1,2,5,6,7,8,9,10,13,14,15).$ | | |
| 17 | Construct a 4 to 16 line decoder using 2 to 4 line decoders? | Apply | 2 |
| 18 | Design a 4-bit Combinational circuit which generates the output as 2's | Understand | 2 |
| | complement of input binary number. Show that the circuit can be constructed | | 2 |
| | with EX-OR gates? | | |
| 19 | Design a combinatorial circuit that converts a decimal digit from 2,4,2,1 code | Understand | 2 |
| | to the 8,4,-2,-1 code? | | |
| 20 | Design a combinatorial circuit that accepts a three bit number and generates | Understand | 2 |
| | an output Binary number equal to the square of the input number? | | |
| | UNIT-III | | |
| | | | |
| 1. | Design a combinational circuit that generates the 9's complement of BCD | Understand | 2 |
| | digit? | | 3 |
| 2. | Design a combinational circuit to find the 2's complement of given binary | Understand | 3 |
| | number and realize using NAND gates? | | |
| 3. | Design a logic circuit to convert gray code to binary code? | Understand | 3 |
| 4. | Design circuit to detect invalid BCD number and implement using NAND | Understand | 3 |
| | gate only? | | - |
| 5. | Explain the design procedure for code converter with the help of example? | Understand | 3 |
| 6 | Construct half subtractor using NAND gates? | Apply | 3 |
| 7 | Design an 8-bit adder using two 74283? | Understand | 3 |
| 8 | Explain the working of carry look-ahead generator? | Understand | 3 |
| Q. | Explain carry propagation in parallel adder with next diagram? | Understand | 3 |
| 10 | Explain the circuit diagram of full subtractor and full addar? | Understand | 3 |
| 10. | Construct and explain the working of desired adder? | A nnly | 2 |
| 11 | Design 2 digit DCD adder with the hole of him or addres? | Appiy Understand | 2 |
| 12 | Design 2-digit DCD adder with the help of binary adders? | Understand | 3 |
| 13 | Design within 12 by 1102 using binary multiplication method? | Understand | 5 |
| 14 | Design 4-bit comparator using logic gates? | Understand | 3 |
| 15 | State the procedure to implement Boolean function using decoder and also | Knowledge | 3 |
| L | mention the uses of decoders? | | |
| 16 | Design and implement a full adder circuit using a 3:8 decoder? | Understand | 3 |
| 17 | Describe the operation performed by the following logic circuit with an | | 3 |
| | example. Encoder? | | |
| 18 | Design and Implement full adder circuit using Quadruple 2 to 1 multiplexer? | Understand | 3 |
| 19 | Construct 16:1 multiplexer using 8:1 and 2:1 multiplexer? | Apply | 3 |
| 20 | Construct a full adder using a suitable multiplexer? | Apply | 3 |

| | UNIT-IV | | |
|-----|--|------------|---|
| 1. | Explain the design of Sequential circuit with an example. Show the state reduction, state assignment? | Understand | 4 |
| 2. | Write short notes on shift register? Mention its application along with the Serial Transfer in 4-bit shift Registers? | Understand | 4 |
| 3. | Explain about Binary Ripple Counter? What is MOD counter? | Understand | 4 |
| 4. | Define BCD Counter and Draw its State table for BCD Counter? | Knowledge | 4 |
| 5. | Explain the state reduction and state assignment in designing sequential circuit. Consider one example in the above process? | Understand | 4 |
| 6. | Design a sequential circuit with two D flip-ops A and B. and one input x. when $x=0$, the state of the circuit remains the same. When $x=1$, the circuit goes through the state transition from 00 to 11 to 11 to 10 back to 00 and repeats? | Understand | 4 |
| 7. | Design a Modulo-12 up Synchronous counter Using T-Flip Flops and draw the Circuit diagram? | Understand | 4 |
| 8. | Explain the Ripple counter design. Also the decade counter design? | Understand | 4 |
| 9. | Design a 3 bit ring counter? Discuss how ring counters differ from twisted ring counter? | Understand | 4 |
| 10 | Design a left shift and right shift for the following data 10110101? | Understand | 4 |
| 11 | Design Johnson counter and state its advantages and disadvantages? | Understand | 4 |
| 12 | Explain with the help of a block diagram, the basic components of a Sequential Circuit? | Understand | 4 |
| 13 | Explain about RS and JK flip-flops? | Understand | 4 |
| 14 | Define $T - Flip-flop with the help of a logic diagram and characteristic table?$ | Knowledge | 4 |
| 15 | Define Latch. Explain about Different types of Latches in detail? | Knowledge | 4 |
| 16 | Illustrate pulse mode asynchronous circuit? | Apply | 4 |
| 17 | List the characteristic equations for all Flip-Flops? | Knowledge | 4 |
| 18 | Construct the transition table for the following flip-flops i) SR FF ii) D FF | Apply | 4 |
| 19 | Describe the steps involved in design of asynchronous sequential circuit in | Understand | 4 |
| 20 | detail with an example? | Angles | |
| 20 | Differentiate critical and non critical face conditions? | Арріу | 4 |
| | UNII-V | | |
| 1 | List Harry groups address hits any good ad to approve a 2 K *0 DOM2 | Vacualedaa | 5 |
| 1. | List how many address bits are needed to operate a 2 K *8 ROW? | Annla | 5 |
| 2. | Construct a logic diagram of memory cell? | Apply | 5 |
| 3. | Distinguish between SRAM and DRAM and draw static RAM cell? | Understand | 5 |
| 4. | Explain the read and write operation a RAM can perform? | Understand | 5 |
| 5. | Explain the DRAM organization of 2M ^{*8} memory chip? | Understand | 5 |
| 0. | connections necessary to have a 128*8 RAM using decoder and replication of this RAM? | Appiy | 5 |
| 7. | A block set associative cache consists of 64 blocks divided into 4 block sets. The main memory contains 4096 blocks, each consists of 128 words of 16 bits length? list many bits are there in main memory list many bits are there in each of TAG SET, and WORD fields? | Knowledge | 5 |
| 8. | Explain the following terms: i) Cache updation policies. ii)cache hit and cache miss. | Understand | 5 |
| 9. | Explain two way set associative mapping and four way set associative mapping techniques with an example for each? | Understand | 5 |
| 10. | Explain how a program gets executed faster using a cache memory? | Understand | 5 |
| 11 | Design a BCD to Excess-3 code converter and implement using Suitable PLA? | Understand | 5 |
| 12 | Construct the block diagram of PLA. Which are the teams programmable? How inverter is useful in PLA construction at the output? | Apply | 5 |
| 13 | Sketch the PLA program table for the four Boolean functions. Minimize the number of product terms? $A(x,y,z)=\sum(0,1,3,5)$ $B(x,y,z)=\sum(2,6)$ $C(x,y,z)=\sum(1,2,3,5,7)$ $D(x,y,z)=\sum(0,1,6)$ | Apply | 5 |
| 14 | Sketch a PLA circuit to implement the logic functions $A^{I}BC+AB {}^{I}C+AC^{I}$ and $A^{I} B^{I} C^{I} +BC$. | Apply | 5 |
| 15 | Explain in detail various cache memory organizations? | Understand | 5 |
| 16 | In many computers the cache block size is in the range 32 to 128 bytes. | Understand | |
| | Explain What would be the main advantages and disadvantages of making the size of cache blocks larger or smaller? | | 5 |

| S. No | Question | Blooms Taxonomy Level | Course Outcome |
|----------|---|-----------------------------|-------------------|
| 17 | Explain the techniques used to perform the write operations in cache memory? | Understand | 5 |
| 18 | Explain about the cache replacement algorithms? | Understand | 5 |
| 19 | Differentiate PAL with PLA with following examples? | Understand | 5 |
| 20 | "Memory hierarchy design is based on the principle of Locality of reference". | Understand | 5 |
| | Explain the principle? | | |

Group - III (Analytical Questions)

| S.No | QUESTIONS | Blooms Taxonomy Level | Course Outcome |
|------|--|-----------------------------|-------------------|
| | UNIT-I | | |
| 1. | In a 32 bit computer, what are the maximum and minimum possible binary numbers? Convert these into maximum and minimum possible positive decimal numbers? | Understand | 1 |
| 2. | Convert the octal numbers into binary,decimal,BCD and Hexadecimal numbers (3600)octal,(1200)octal,(0200)octal,(0777)octal. | Understand | 1 |
| 3. | Convert the decimal numbers into binary, BCD and Hexadecimal numbers (3600)d, (1200)d, (0200)d, (0777)d. | Understand | 1 |
| 4. | Suppose you have a cheque for RS.10000/what is the number system used? Define base system used and what are the weights of the digits 1,0,0,0,0 and 0 now? | Knowledge | 1 |
| 5. | Illustrate why is (0.5252)octal twice of (0.2525)octal when (0.5050)d is twice of (0.2525)d. | Apply | 1 |
| 6. | write the octal representation of the following fractional numbers:(0.5)d,(1.5)d, (2.333)d,(3.875)d, (13.125)d, (14.666)d. | Understand | 1 |
| 7. | Find the illegal representation in the following: (120A)d, (1010011)BCD, (0208)octal, (10102011)b, (GC0A)h. | Understand | 1 |
| 8. | Convert the binary number to hexadecimal number: 0100001011010011,0101101001111. | Understand | 1 |
| 9. | Convert the hexadecimal number to binary number: 0x5A9F, 42D3. | Understand | 1 |
| 10 | Understand by two examples that two's compliment of a number taken twice returns the original number? | Understand | 1 |
| | UNIT-II | | |
| 1. | Use De-morgan theorem to simplify F=A+B+C.D.E. | Apply | 2 |
| 2. | State that for constructing XOR from NANDs we need four NAND gates? | Knowledge | 2 |
| 3. | State $X+(Y,Z) = (X+Y)$. $(X+Z) = (X+Y)$. $(X+Y+Z)$ a distributive law using De-Morgan theorem? | Knowledge | 2 |
| 4. | Convert A.B.C+A.D expression into standard SOP format? | Understand | 2 |
| 5. | Convert (A+B+C).(A+D) expression into standard POS format? | Understand | 2 |
| 6. | Construct XOR from NOR gates? | Understand | 2 |
| 7. | Construct SOP expression and POS expression for a four input NAND gate? | Understand | 2 |
| 8. | Understand Excess-3 codes for 3 and 7? | Understand | 2 |
| 9. | Find the logic function F using AND-OR two level realization? | Understand | 2 |
| 10 | Find transmitted 11 bits for 0110001 when hamming code is used? | Understand | 2 |

| S.No | QUESTIONS | Blooms Taxonomy Level | Course Outcome |
|------|--|-----------------------------|-------------------|
| | UNIT-III | | |
| 1. | Design a combinational logic circuit that produces the product of 2 binary number ? $A=(A_1,A_0)*B=(B_2, B_1, B_0)$ | Understand | 3 |
| 2. | Solve the function using multiplexer $F(x,y,z)=\sum(0,2,6,7)$ | Apply | 3 |
| 3. | A combinational circuit has 4 inputs(A,B,C,D) and three outputs(X,Y,Z)XYZ represents a binary number whose value equals the number of 1's at the input: i. Find the minterm expansion for the X,Y,Z ii. Find the maxterm expansion for the Y and Z | Understand | 3 |

| / | $\mathbf{D}_{\mathbf{r}}$ | TT. 1 1 | |
|---|--|---|--|
| 4. | Design a combinational logic circuit with 4 inputs A, B, C, D. The output Y | Understand | 3 |
| | goes High if and only if A and C inputs go High. Draw the truth table. | | 5 |
| | Minimize the Boolean function using K-man Draw the circuit diagram? | | |
| | The second | TT 1 . 1 | |
| 5. | Design a logic circuit to convert excess-3 code to BCD code? | Understand | 3 |
| 6. | Design a 24-bit group ripple adder using 74X283 ICs? | Understand | 3 |
| 7 | Design a multiple air suit to multiply the following binary number $A = A = A$ | Understand | 2 |
| 1. | Design a multiple circuit to multiply the following binary number $A=A_0A_1A_2$ | Understand | 3 |
| | and $B=B_0B_1B_2B_3$ using required number of binary parallel adders? | | |
| 8 | Solve the following Boolean functions using decoder and OR gates: | Apply | |
| 0. | E (A D C D) S(2 A D C) | rippiy | 3 |
| | $F_1(A,B,C,D) = \sum (2,4,7,9)$ | | |
| | $F_2(A,B,C,D) = \sum (10,13,14,15)$ | | |
| 0 | Design the interfacing diagram of 10 key keynad interfaces to digital system | Understand | 3 |
|). | besign the interfacting diagram of to key keypad interfaces to digital system | Onderstand | 5 |
| | using decimal to BCD encoder? | | |
| 10 | Solve the following Boolean function using 4:1 mux | Apply | 3 |
| | $E(A B C D) = \sum_{n=1}^{\infty} (13578002101213)$ | r r -J | U |
| | $\Gamma(A, B, C, D) - \sum \prod_{i=1}^{n} \prod_{j=1}^{n} \prod_{j=1}^{n} \prod_{j=1}^{n} \prod_{i=1}^{n} \prod_{j=1}^{n} \prod_{j=1}^{n$ | | |
| | UNIT-IV | | |
| | | | |
| 1 | Explain the output frequency of T file flop if the input clock frequency is | Apply | |
| 1. | Explain the output nequency of 1 mp-nop if the input clock nequency is | Арріу | 4 |
| | 10khz? Give its timing waveform? | | · |
| 2 | A sequential circuit has 3 flip-flops A B and C and one input X it is | | |
| 2. | A sequencial check has 5 mp-nops, A, B and C and One input, A. It is | | |
| | described by the following hip hop input functions? | | |
| 1 | $D_{A} = (BC^{1} + B^{1}C)x + (BC + B^{1}C^{1})x^{1}$ | | |
| 1 | $D_{-} = \Lambda$ | | 4 |
| 1 | | | |
| 1 | D _C =B | | |
| 1 | i) Derive the state table for circuit | | |
| 1 | i) Drow two state diagrams: One for y-0 and for y-1 | | |
| | n)Draw two state diagrams. One for x=0 and for x=1 | | |
| 3. | Design and implement 4-bit binary counter(using D flip flops) which counts | Understand | 4 |
| | all possible odd numbers only? | | |
| - | | TT 1 . 1 | |
| 4. | Find the state assignments for sequence 1101011? | Understand | 4 |
| 5. | Design 2's complementer with a shift register and flip flop. The binary | Understand | |
| | number is shifted outside and its 2's complement shifted other side of the shift | | 4 |
| | number is sinted outside and its 2 s complement sinted outer side of the sinte | | |
| | register? | | |
| 6 | Design a MOD-5 synchronous counter using flip flops and implement it? | Understand | 4 |
| 0. | Also describe to sing discusses | Onderstand | - |
| | Also draw the timing diagram? | | |
| 7. | Design a divide-by-128 counter using 7493 IC's? | Understand | 4 |
| 8 | Design on asymptoteonous sequential circuit with two inputs V and V and with | Understand | |
| о. | Design an asynchronous sequential circuit with two inputs A and T and with | Understand | 4 |
| | one output Z. Whenever Y is 1, input X is transferred to Z. When Y is 0, The | | - |
| | output does not change for any change in X? | | |
| | | | |
| 0 | Design on example on the later with two in auto C and D output O | Understand | |
| 9. | Design an asynchronous D-type latch with two inputs G and D output Q. | Understand | 4 |
| 9. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? | Understand | 4 |
| 9. 10 | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? | Understand | 4 |
| 9. 10 | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? | Understand Understand | 4 |
| 9. 10 | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V | Understand Understand | 4 |
| 9. 10 | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V | Understand Understand | 4 |
| 9. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V | Understand Understand | 4 |
| 9. 10 1. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 | Understand Understand Apply | 4 |
| 9. 10 1. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? | Understand Understand Apply | 4 |
| 9. 10 1. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\Sigma(0,1,2,4)$ | Understand Understand Apply | 4 |
| 9. 10 1. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum_{i=0}^{i}(0,1,2,4)$ F (A, B, C)=\sum_{i=0}^{i}(0,5,6,7) | Understand Understand Apply | 4 |
| 9. 10 1. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design a Debter | Understand Understand Apply | 4 |
| 9. 10 1. 2. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? | Understand Understand Apply Understand | 4 |
| 9. 10 1. 2. 3. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\Sigma(0,1,2,4)$ $F_2(A,B,C)=\Sigma(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory | Understand Understand Apply Understand Apply | 4 4 5 5 5 5 |
| 9. 10 1. 2. 3. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? | Understand Understand Apply Understand Apply | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? | Understand Understand Apply Understand Apply | 4 4 5 5 5 5 |
| 9. 10 1. 2. 3. 4. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage | Understand Understand Apply Understand Apply Apply | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage canacity is 6 k bytes? | Understand Understand Apply Understand Apply Apply | 4 4 5 5 5 5 |
| 9. 10 1. 2. 3. 4. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? | Understand Understand Apply Understand Apply Apply | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\Sigma(0,1,2,4)$ $F_2(A,B,C)=\Sigma(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache | Understand Understand Apply Understand Apply Apply Understand | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs?F1(A,B,C)= $\Sigma(0,1,2,4)$ F2(A,B,C)= $\Sigma(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory | Understand Understand Apply Understand Apply Apply Understand | 4 4 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32. | Understand Understand Apply Understand Apply Apply Understand | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs?F1(A,B,C)= $\sum(0,1,2,4)$ F2(A,B,C)= $\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32Windex words from main memory. The main memory size is 128k*32 | Understand Understand Apply Understand Apply Apply Understand | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs?F1(A,B,C)= $\Sigma(0,1,2,4)$ F2(A,B,C)= $\Sigma(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32i)Find how many bits are there in tag index, block and word field of address | Understand Understand Apply Understand Apply Apply Understand | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs?F1(A,B,C)= $\Sigma(0,1,2,4)$ F2(A,B,C)= $\Sigma(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32i)Find how many bits are there in tag index, block and word field of address format? | Understand Understand Apply Understand Apply Apply Understand | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find how many bits are there in tag index, block and word field of address format? ii) Find the size of cache memory? | Understand Understand Apply Understand Apply Apply Understand | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find how many bits are there in tag index, block and word field of address format? ii) Find the size of cache memory? | Understand Understand Apply Understand Apply Understand Understand | 4 4 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. 6. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip. Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find how many bits are there in tag index, block and word field of address format? ii) Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? | Understand Understand Apply Understand Apply Apply Understand Apply | 4 4 5 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. 6. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find how many bits are there in tag index, block and word field of address format? ii) Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? $F_1(a_2, a_1, a_0)=\summ(0,1,3,5)$ | Understand Understand Apply Understand Apply Understand Understand | 4 4 5 5 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. 6. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i)Find how many bits are there in tag index, block and word field of address format? ii)Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? $F_1(a_2, a_1, a_0)=\summ(0,1,3,5)$ $E_1(a_2, a_2, a_2)=\summ(3,5,7)$ | Understand Understand Apply Understand Apply Understand Understand | 4 4 5 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. 6. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? F1(A,B,C)=∑(0,1,2,4) F2(A,B,C)=∑(0,5,6,7) Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i)Find how many bits are there in tag index, block and word field of address format? ii)Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? F1(a2, a1, a0)=∑m(0,1,3,5) F2(a2, a1, a0)=∑m(3,5,7) | Understand Understand Apply Understand Apply Understand Apply Understand | 4 4 5 5 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. 6. 7. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32i)Find how many bits are there in tag index, block and word field of address format?ii)Find the size of cache memory?Solve the following multi boolean function using 3*4*2 PLA PLD? $F_1(a_2, a_1, a_0)=\summ(0,1,3,5)$ $F_2(a_2, a_1, a_0)=\summ(3,5,7)$ Design and implement 3-bit binary to gray code converter using PLA? | Understand Understand Apply Understand Apply Apply Understand Apply Understand | 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8 | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? F1(A,B,C)=∑(0,1,2,4) F2(A,B,C)=∑(0,5,6,7) Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i)Find how many bits are there in tag index, block and word field of address format? ii)Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? F1(a2, a1, a0)=∑m(0,1,3,5) F2(a2, a1, a0)=∑m(0,1,3,5) F2(a2, a1, a0)=∑m(0,1,3,5) F2(a2, a1, a0)=∑m(3,5,7) Design and implement 3-bit binary to gray code converter using PLA? Calculate the average access time of memory for a computer with cache | Understand Understand Apply Understand Apply Understand Apply Understand Apply Understand | |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32i)Find how many bits are there in tag index, block and word field of address format?ii)Find the size of cache memory?Solve the following multi boolean function using 3*4*2 PLA PLD?F ₁ (a, a, a)=∑m(0,1,3,5)F ₂ (a, a, a, a)=∑m(3,5,7)Design and implement 3-bit binary to gray code converter using PLA?Calculate the average access time of memory for a computer with cache access time of memory for a computer with cache access time of memory for a computer with cache access time of 1000 so when the cache access time of memory for a computer with cache access time of memory for a computer with cache access time of memory for a computer with cache access time of 1000 so when the cache | Understand Understand Apply Understand Apply Apply Understand Apply Understand Apply | 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. | Design an asynchronous D-type latch with two inputs G and D output Q.Assume fundamental mode of operation?Design a T flip flop from logic gates?UNIT-VSolve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs?F1(A,B,C)=∑(0,1,2,4)F2(A,B,C)=∑(0,5,6,7)Design 1k*8 RAM using two 1k*4 IC?Solve 2048*8 memories using 256*8 memory chip. Also show the memory address associated with each memory chip?Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes?A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32i)Find how many bits are there in tag index, block and word field of address format?ii)Find the size of cache memory?Solve the following multi boolean function using 3*4*2 PLA PLD?F1(a2, a1, a0)=∑m(0,1,3,5)F2(a2, a1, a0)=∑m(3,5,7)Design and implement 3-bit binary to gray code converter using PLA?Calculate the average access time of memory for a computer with cache access time of 100ns,a main memory access of 1000ns and a hit ratio is 0.9? | Understand Understand Apply Understand Apply Understand Apply Understand Apply Understand Apply | |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. 9. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? F ₁ (A,B,C)=∑(0,1,2,4) F ₂ (A,B,C)=∑(0,5,6,7) Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip. Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i)Find how many bits are there in tag index, block and word field of address format? ii)Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? F ₁ (a ₂ , a ₁ , a ₀)=∑m(3,5,7) Design and implement 3-bit binary to gray code converter using PLA? Calculate the average access time of memory for a computer with cache access time of 100ns, amain memory access of 1000ns and a hit ratio is 0.9? | Understand Understand Apply Understand Apply Understand Apply Understand Apply Understand Apply Understand | |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. 9. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\Sigma(0,1,2,4)$ $F_2(A,B,C)=\Sigma(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find how many bits are there in tag index, block and word field of address format? ii) Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? $F_1(a_2, a_1, a_0)=\Sigma m(0, 1, 3, 5)$ $F_2(a_2, a_1, a_0)=\Sigma m(3, 5, 7)$ Design and implement 3-bit binary to gray code converter using PLA? Calculate the average access time of memory for a computer with cache access time of 100ns,a main memory access of 1000ns and a hit ratio is 0.9? A direct mapped cache has the following parameters: cache size=1k words, Block size=128 words, and main memory size is 64 k words. Find the number | Understand Understand Apply Understand Apply Apply Understand Apply Understand Understand | |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. 9. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? F ₁ (A,B,C)=∑(0,1,2,4) F ₂ (A,B,C)=∑(0,5,6,7) Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i)Find how many bits are there in tag index, block and word field of address format? ii)Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? F ₁ (a ₂ , a ₁ , a ₀)=∑m(0,1,3,5) F ₂ (a ₂ , a ₁ , a ₀)=∑m(3,5,7) Design and implement 3-bit binary to gray code converter using PLA? Calculate the average access time of memory for a computer with cache access time of 100ns, a main memory access of 1000ns and a hit ratio is 0.9? A direct mapped cache has the following parameters: cache size=1k words, Bl | Understand Understand Apply Understand Apply Understand Apply Understand Apply Understand Understand | |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. 9. | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\Sigma(0,1,2,4)$ $F_2(A,B,C)=\Sigma(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find how many bits are there in tag index, block and word field of address format? ii) Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? $F_1(a_2, a_1, a_0)=\Sigmam(0,1,3,5)$ $F_2(a_2, a_1, a_0)=\Sigmam(0,1,3,5)$ $F_2(a_2, a_1, a_0)=\Sigmam(3,5,7)$ Design and implement 3-bit binary to gray code converter using PLA? Calculate the average access time of memory for a computer with cache access time of 100ns,a main memory access of 1000ns and a hit ratio is 0.9? A direct mapped cache has the following parameters: cache size=1k words, Block size=128 words and main memory size is 64 k words. Find the number of bits in TAG, WORD and BLOCK in main memory address? | Understand Understand Apply Understand Apply Understand Apply Understand Apply Understand Apply Understand | |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. 9. 10 | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip .Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? $F_1(a_2, a_1, a_0)=\summ(0,1,3,5)$ $F_2(a_2, a_1, a_0)=\summ(3,5,7)$ Design and implement 3-bit binary to gray code converter using PLA? Calculate the average access time of memory for a computer with cache access time of 100ns,a main memory access of 1000ns and a hit ratio is 0.9? A direct mapped cache has the following parameters: cache size=1k words, Block size=128 words and main memory size is 64 k words. Find the number of bits in TAG, WORD and BLOCK in main memory address? | Understand Understand Apply Understand Apply Understand Apply Understand Apply Understand Apply Understand | |
| 9. 10 1. 2. 3. 4. 5. 6. 7. 8. 9. 10 | Design an asynchronous D-type latch with two inputs G and D output Q. Assume fundamental mode of operation? Design a T flip flop from logic gates? UNIT-V Solve the following two Boolean functions using a PLA having 3-inputs,4 product terms and 2 outputs? $F_1(A,B,C)=\sum(0,1,2,4)$ $F_2(A,B,C)=\sum(0,5,6,7)$ Design 1k*8 RAM using two 1k*4 IC? Solve 2048*8 memories using 256*8 memory chip. Also show the memory address associated with each memory chip? Calculate the utilization factor of tape, if the gap length is 0.5 in, the storage density S=3000 bytes/in and data storage capacity is 6 k bytes? A two way set associative cache memory uses block of four words. The cache accommodate a total of 2048 words from main memory. The main memory size is 128k*32 i) Find how many bits are there in tag index, block and word field of address format? ii) Find the size of cache memory? Solve the following multi boolean function using 3*4*2 PLA PLD? $F_1(a_2, a_1, a_0)=\summ(0,1,3,5)$ $F_2(a_2, a_1, a_0)=\summ(0,1,3,5)$ Calculate the average access time of memory for a computer with cache access time of 100ns,a main memory access of 1000ns and a hit ratio is 0.9? A direct mapped cache has the following parameters: cache size=1k words, Block size=128 words and main memory size is 64 k words. Find the number of bits in TAG, WORD and BLOCK in main memory address? | Understand Understand Apply Understand Apply Understand Apply Understand Understand Understand | |