R18 Code No: 153AN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year I Semester Examinations, April/May - 2023 **DIGITAL SYSTEM DESIGN** (Electronics and Communication Engineering) Time: 3 Hours



Note: i) Question paper consists of Part A, Part B.

ii) Part A is compulsory, which carries 25 marks. In Part A, Answer all questions.

iii) In Part B, Answer any one question from each unit. Each question carries 10 marks and may have a, b as sub questions.

(25 Marks)

	PART – A	
		(25 Marks)
1 a)	Given that $(292)_{10} = (1204)_{10}$ determine the value of h	[2]
1.a) b)	Write short notes on weighted binary codes	[2]
(0)	What is the difference between Decoder and Demultipleyer?	[3]
() d)	Define a combinational logic circuit and give some examples	[2]
u)	What is a Elin Elon? What is the difference between Elin Elon and Lateh	[3]
e) f)	Give the excitation table and characteristic equations of SD and IK Elin El	[2]
1) a)	What is Masky and Masers models?	ops [5]
g) b)	What is linearly and Moole models?	[2]
11) 2)	Draw the circuit diagram of OD gates using diagrate components	[3]
1) :)	Draw the circuit diagram of OK gates using discrete components.	[2]
J)	State advantages and disadvantages of 11L.	[3]
	PART – B	(50 Marks)
2.a)	Perform the following using BCD arithmetic. i) $(79)_{10} + (177)_{10}$ ii) $(481)_{10} + (178)_{10}$	
b)	Obtain the Dual and complement to the following Boolean expressions i) $F = AB + A(B + C) + \overline{B}(B + D)$ ii) $F = A + B + \overline{ABC}$	[4+6]
	OR	
3.a)	Place the following equations into proper canonical form. i) $F(A, B, C) = A\overline{B} + A\overline{C} + BC$ ii) $F(A, B, C, D) = (A + \overline{B})(A + \overline{B} + \overline{B})(A + \overline{B})(A$	<i>D</i>)
b)	State and prove consensus theorem.	[6+4]
4.a)	Simplify $F(A,B,C,D) = \sum (4,5,6,7,12,13,14) + d(1,9,11,15)$ using K-map	
b)	With a neat design procedure, explain the implementation of a 4-bit Comparator.	it Magnitude [5+5]
	OR	
5.a)	What is Encoder? Design an octal to binary Encoder.	
b)	Reduce the expression using Quine McCluskey's method F(x1, x2, x2	3, x4, x5) =
	$\sum m (0, 2, 4, 5, 6, 7, 8, 10, 14, 17, 18, 21, 29, 31) + \sum d (11, 20, 22).$	[5+5]

	6.a) b)	With a neat diagram, explain the operation of bidirectional shift register. Describe the conversion of SR-FlipFlop to JK-FlipFlop.	[6+4]
C	7.a) b)	OR With a neat diagram, explain the operation of a 10-bit ring counter. Explain the operation of synchronous and asynchronous counter.	[5+5]
	8.a)	Design a sequential circuit for the diagram shown in the below figure.	
		100 0/0 110 0/1	
		1/0	5 4 1
	b)	Discuss about the capabilities of Finite State Machines.	[6+4]
	9.a) b)	Explain in detail about state equivalence and machine minimization. With an example, describe state reduction in an incompletely specified machine.	[5+5]
	10.a)	Draw the circuit of CMOS NOR gate and explain its operation. List some	of the
	b)	advantages of CMOS over other logic families. Explain about Fan-In, Fan-Out, Tri-state gate.	[5+5]
	11.a) b)	Draw and explain the circuit of 2-input NAND and 2-input NOR gates using CM Draw the symbol of CMOS transmission gate and write its advantages and applic	DS. ations. [5+5]
		00O00	గ్రా



---00000----

Code No: 153AN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year I Semester Examinations, March - 2021 DIGITAL SYSTEM DESIGN (Electronics and Communication Engineering)

Time: 3 Hours

Max. Marks: 75

Answer any five questions All questions carry equal marks

- - -

1.a)	Convert the following to Decimal and then to octal. i) (125F) ₁₆ ii) (10111111) ₂	
b)	111) (4234) ₅ . How do you convert a gray number to binary? Generate a 4-bit gray code dire the mirror image property.	ectly using [7+8]
2.a)	Find all the prime implicants of the function using Quine McClusky method $f(a,b,c,d) = \Sigma(7,9,12,13,14,15) + d(4,11).$	
b)	Design a circuit that converts 8421 BCD code to XS-3 code.	[8+7]
3.a)	With a neat circuit diagram and waveforms explain the operation of Master Sla flop.	ve JK flip
b)	Explain the conversion of SR flip flop into JK and D flip flop with an excitation	table. [8+7]
4.a) b)	What are the capabilities and limitations of finite state machines? Explain. Draw the diagram of Mealy type FSM for serial adder.	[8+7]
5.a) b)	Describe the operation of TTL logic circuit working as NAND gate. Realize 2-input OR gates using CMOS logic and then explain its operation with of functional table.	h the help [7+8]
6.a)	Convert the following expression into SOP and POS: i) $(AB+C)(B+CD)$	
b)	ii) $x + (x+y)(y+z)$ Implement the switching function using $F = \Sigma m(0,1,3,4,12,14,15)$ using an 8 inj	out MUX. [8+7]
7.a)	Design a 3-bit synchronous counter with T-flip flop and draw the diagram.	
b)	Discuss the differences between combinational and sequential circuit.	[9+6]
8.a)	Mention the characteristics of different logic families. Also compare the perfo TTL, CMOS and ECL logic.	rmance of
b)	Design a synchronous sequential circuit which goes through the followi 1, 3, 5, 3, 6, 1, 3, 5.	ng states: [8+7]

	JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDI R. Tash II Voor I Somestor Evaminations Marsh 2022	ERABAD
	DIGITAL SYSTEM DESIGN	
	(Electronics and Communication Engineering)	
Time	: 3 Hours Ma	x. Marks: 75
	Answer any five questions	
	All questions carry equal marks	
1 a)	Solve for y	
1.a)	$\frac{1}{2} (257) = \frac{1}{2} (21) (21) (25) = (-1) = \frac{1}{2} (10) (10) (-1) = \frac{1}{2} (22) = (21)$	01)
b)	1) $(257)_8 = (x)_2$ 11) $(21.025)_{10} = (x)_8$ 111) $(BC.2)_{16} = (x)_8$ 1V) $(33)_{10} = (20)_{16}$	$(J1)_{\rm X}$
U)	(i) $AB + A(B+C) + B'(B+D)$ (ii) $A+B+A'B'C$	[8+7]
	(I) A D + A (D + C) + D (D + D) (II) A + D + A D C.	[0+7]
2.a)	Express the Decimal Digits 0-9 in BCD, 2421, 84-2-1 and Excess-3.	
b)	Using the tabular method, obtain the minimal expression for	
	$F = \sum m(6, 7, 8, 9) + \sum d(10, 11, 12, 13, 14, 15).$	[7+8]
3.a)	Minimize the following expression using K-map and realize using NAND	Gates.
1 \	$F(A,B,C,D) = \sum m(1,3,7,11,15) + \sum d(0,2,5).$	[0, 7]
b)	Construct a full adder using only two half adders and one OR gate.	[8+/]
4 a)	With the aid of external logic, convert D type flip-flop to a IK flip-flop	
b)	Design a synchronous modulo-12 counter using JK flip-flop.	[5+10]
,		
5.a)	Find the characteristic equation for:	
	i) T flip-flop ii) D flip-flop	
b)	Draw and explain the operations of 4-bit universal shift register.	[8+7]
(a)	Draw and availain the module N accurate	
0.a) b)	Explain concept of minimal cover table	[10]5]
0)	Explain concept of minimal cover table.	
7.a)	Discuss about the approaches of designing synchronous sequential finite s	tate machines.
b)	Design a 1101 sequence detector and draw its logic diagram.	[5+10]
8.	Write a short note on followings:	
	a) CMOS transmission gate	
	b) Tristate TTL	· · · · ·

---00000----



Code No: 153AN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD **B.Tech II Year I Semester Examinations. October - 2020 DIGITAL SYSTEM DESIGN** (Electronics and Communication Engineering) **Time: 2 hours** Max. Marks: 75 Answer any five questions All questions carry equal marks Convert the following to Binary and then to gray code: 1.a) (AB33)₁₆ ii) $(3323)_{8}$ Perform the subtraction with the following unsigned binary numbers by taking the 2's b) complement of the subtrahend. 11010 - 10010 ii) 100 - 110000.i) [7+8] Derive Boolean expression for a 2 input Ex-NOR gate to realize with two input NOR 2.a) gates, without using complemented variables and draw the circuit. Implement the function **F** with the following two level forms b) i) NAND-AND AND-NOR ii) F(A,B,C,D) = P(0,1,2,3,4,8,9,12)[7+8]3. 26)+ Σd (7, 11, 12, 13, 15, 23, 27, 28, 29, 30). Obtain minimal SOP expression using K-Map. [15] Implement the multiple output combinational logic circuit using a 4 line to 16 line 4.a) decoder. $f1 = \Sigma m(1, 2, 4, 7, 8, 11, 12, 13, 14, 15)$ $f_{2} = \Sigma m(0, 1, 3, 3)$ 5.8.9.15) $f3 = \Sigma m(2, 3, 4, 7)$ $f4 = \Sigma m(0, 1, 3, 4, 7, 9)$ Design a 32:1 Multiplexer using two 16:1 and 2:1 Multiplexers. b) [8+7] Design a 4 bit universal shift resister and draw the circuit with the 5.a) given mode of operation table. S_1 S₀ Operation 0 0 Shift left 0 1 Shift right 1 0 Parallel Inhibit clock 1 1 Explain how a T Flip-Flop is converted to J-K Flip-Flop. b) 6.a) Using the method of flip flop conversion carry out S-R to T conversion.

- Design and implement a MOD-7 synchronous counter using T flip-flops. [7+8] b)
- Design a Mod-6 synchronous counter using J-K flip flops. 7.a)
 - Explain the design of a serial binary adder. b)
- Draw and explain the circuit diagram of a diode OR gate for positive logic. 8.a)
- Draw the circuit diagram of diode-transistor logic NOR gate and explain its operation. b)

[7+8]

[8+7]

---00000----