UNIT II

BIPOLAR JUNCTION TRANSISTOR

INTRODUCTION

A bipolar junction transistor (BJT) is a three terminal device in which operation depends on the interaction of both majority and minority carriers and hence the name bipolar. The BJT is analogues to vacuum triode and is comparatively smaller in size. It is used as amplifier and oscillator circuits, and as a switch in digital circuits. It has wide applications in computers, satellites and other modern communication systems.

CONSTRUCTION OF BJT AND ITS SYMBOLS

The **Bipolar Transistor** basic construction consists of two PN-junctions producing three connecting terminals with each terminal being given a name to identify it from the other two. These three terminals are known and labelled as the Emitter (E), the Base (B) and the Collector (C) respectively. There are two basic types of bipolar transistor construction, PNP and NPN, which basically describes the physical arrangement of the P-type and N-type semiconductor materials from which they are made.

Transistors are three terminal active devices made from different semiconductor materials that can act as either an insulator or a conductor by the application of a small signal voltage. The transistor's ability to change between these two states enables it to have two basic functions: "switching" (digital electronics) or "amplification" (analogue electronics). Then bipolar transistors have the ability to operate within three different regions:

- 1. Active Region the transistor operates as an amplifier and $Ic = \beta.Ib$
- 2. Saturation the transistor is "fully-ON" operating as a switch and Ic = I(saturation)
- 3. Cut-off the transistor is "fully-OFF" operating as a switch and Ic = 0

Bipolar Transistors are current regulating devices that control the amount of current flowing through them in proportion to the amount of biasing voltage applied to their base terminal acting like a current-controlled switch. The principle of operation of the two transistor types PNP and NPN, is exactly the same the only difference being in their biasing and the polarity of the power supply for each type (fig 1).

Bipolar Transistor Construction




Fig 3.1 Bipolar Junction Transistor Symbol

The construction and circuit symbols for both the PNP and NPN bipolar transistor are given above with the arrow in the circuit symbol always showing the direction of "conventional current flow" between the base terminal and its emitter terminal. The direction of the arrow always points from the positive P-type region to the negative N-type region for both transistor types, exactly the same as for the standard diode symbol.

TRANSISTOR CURRENT COMPONENTS:




Fig 3.2 Bipolar Junction Transistor Current Components

The above fig 3.2 shows the various current components, which flow across the forward biased emitter junction and reverse- biased collector junction. The emitter current I_E consists of hole current I_{PE} (holes crossing from emitter into base) and electron current I_{nE} (electrons crossing from base into emitter). The ratio of hole to electron currents, I_{pE}/I_{nE} , crossing the emitter junction is proportional to the ratio of the conductivity of the p material to that of the n material. In a transistor, the doping of that of the emitter is made much larger than the doping of the base. This feature ensures (in p-n-p transistor) that the emitter current consists an almost entirely of holes. Such a situation is desired since the current which results from electrons crossing the emitter junction from base to emitter do not contribute carriers, which can reach the collector.


Not all the holes crossing the emitter junction J_E reach the the collector junction J_C

Because some of them combine with the electrons in n-type base. If I_{pC} is hole current at junction J_C there must be a bulk recombination current (I_{PE} - I_{pC}) leaving the base.


Actually, electrons enter the base region through the base lead to supply those charges, which have been lost by recombination with the holes injected in to the base across $J_{E.}$ If the emitter were open circuited so that I_E =0 then I_{pC} would be zero. Under these circumstances, the base and collector current I_C would equal the reverse saturation current $I_{CO.}$ If I_E \neq 0 then

For a p-n-p transistor, I_{CO} consists of holes moving across J_{C} from left to right (base to collector) and electrons crossing J_{C} in opposite direction. Assumed referenced direction for I_{CO} i.e. from right to left, then for a p-n-p transistor, I_{CO} is negative. For an n-p-n transistor, I_{CO} is positive. The basic operation will be described using the pnp transistor. The operation of the pnp transistor is exactly the same if the roles played by the electron and hole are interchanged.


One p-n junction of a transistor is reverse-biased, whereas the other is forward-biased.



3.3a Forward-biased junction of a pnp transistor



3.3b Reverse-biased junction of a pnp transistor



3.3c Both biasing potentials have been applied to a pnp transistor and resulting majority and minority carrier flows indicated.

Majority carriers (+) will diffuse across the forward-biased p-n junction into the n-type material.

A very small number of carriers (+) will through n-type material to the base terminal. Resulting IB is typically in order of microamperes.

The large number of majority carriers will diffuse across the reverse-biased junction into the p-type material connected to the collector terminal

Applying KCL to the transistor:

$$I_E = I_C + I_B$$

The comprises of two components – the majority and minority carriers

$$IC = ICmajority + ICOminority$$

 I_{CO} — I_C current with emitter terminal open and is called leakage current Various parameters which relate the current components is given below **Emitter** efficiency:

$$\Box \frac{I_{PE}}{I_{pE}} \Box \frac{I_{pE}}{I_{nE}}$$

Transport Factor:

$$\begin{array}{c|c} * & \underline{injectedca\ rriercurrentreaching J_C} \\ & \underline{injectedca\ rrierncurrentatJ\ E} \\ \hline \\ \square^* & \underline{I_{pC}} \\ \hline \\ I_{nE} \end{array}$$

Large signal current gain:

The ratio of the negative of collector current increment to the emitter current change from zero (cut- off)to I_E the large signal current gain of a common base transistor.

$$\Box \Box \Box (\underline{IC} \Box \underline{ICO})$$

$$IE$$

Since $I_{C \text{ and }} I_{E}$ have opposite signs, then α , as defined, is always positive. Typically numerical values of α lies in the range of 0.90 to 0.995

The transistor alpha is the product of the transport factor and the emitter efficiency. This statement assumes that the collector multiplication ratio \square^* is unity. \square^* is the ratio of total current crossing J_C to hole arriving at the junction.

Bipolar Transistor Configurations

As the **Bipolar Transistor** is a three terminal device, there are basically three possible ways to connect it within an electronic circuit with one terminal being common to both the input and output. Each method of connection responding differently to its input signal within a circuit as the static characteristics of the transistor vary with each circuit arrangement.

- 1. Common Base Configuration has Voltage Gain but no Current Gain.
- 2 Common Emitter Configuration has both Current and Voltage Gain.
- 3. Common Collector Configuration has Current Gain but no Voltage Gain.

COMMON-BASE CONFIGURATION

Common-base terminology is derived from the fact that the : base is common to both input and output of t configuration. base is usually the terminal closest to or at ground potential. Majority carriers can cross the reverse-biased junction because the injected majority carriers will appear as minority carriers in the n-type material. All current directions will refer to conventional (hole) flow and the arrows in all electronic symbols have a direction defined by this convention.

Note that the applied biasing (voltage sources) are such as to establish current in the direction indicated for each branch.




Fig 3.4 CB Configuration

To describe the behavior of common-base amplifiers requires two set of characteristics:

- 1. Input or driving point characteristics.
- 2. Output or collector characteristics

The output characteristics has 3 basic regions:

- Active region –defined by the biasing arrangements
- Cutoff region region where the collector current is 0A

• Saturation region- region of the characteristics to the left of $V_{CB} = 0V$





Fig 3.5 CB Input-Output Characteristics

Active region	Saturation region	Cut-off region
•IE increased, Ic increased •BE junction forward bias and CB junction reverse bias •Refer to the graf, Ic ≈ IE •Ic not depends on VcB •Suitable region for the transistor working as amplifier	BE and CB junction is forward bias Small changes in VcB will cause big different to Ic The allocation for this region is to the left of VcB = 0 V.	Region below the line of IE=0 A BE and CB is reverse bias no current flow at collector, only leakage current

The curves (output characteristics) clearly indicate that a first approximation to the relationship between IE and IC in the active region is given by



In the dc mode the level of I_C and I_E due to the majority carriers are related by a quantity called alpha $\square = \alpha_{dc}$

$$I_C = \Box I_E + I_{CBO}$$

It can then be summarize to $I_C = \Box I_E$ (ignore I_{CBO} due to small value)

For ac situations where the point of operation moves on the characteristics curve, an ac alpha defined by α_{ac}

Alpha a common base current gain factor that shows the efficiency by calculating the current from current flow from emitter to collector. The value of \Box is typical from $0.9 \sim 0.998$.

Biasing:Proper biasing CB configuration in active region by approximation $I_C \square I_E (I_B \square 0 \text{ uA})$




Fig 3.6 CE Configuration

TRANSISTOR AS AN AMPLIFIER




Fig 3.7 Basic Transistor Amplifier Circuit

Common-Emitter Configuration

It is called common-emitter configuration since: emitter is common or reference to both input and output terminals.emitter is usually the terminal closest to or at ground potential.

Almost amplifier design is using connection of CE due to the high gain for current and voltage.

Two set of characteristics are necessary to describe the behavior for CE; input (base terminal) and output (collector terminal) parameters.

Proper Biasing common-emitter configuration in active region




Fig 3.8 CE Configuration

I_B is microamperes compared to miliamperes of I_C.

 I_B will flow when $V_{BE} > 0.7V$ for silicon and 0.3V for germanium

Before this value I_B is very small and no I_B.

Base-emitter junction is forward bias Increasing V_{CE} will reduce I_B for different values.




Fig 3.9a Input characteristics for common-emitter npn transistor




Fig 3.9b Output characteristics for common-emitter npn transistor

For small V_{CE} (V_{CE} < V_{CESAT}, I_C increase linearly with increasing of

 V_{CE} $V_{CE} > V_{CESAT}$ I_C not totally depends on $V_{CE}\square$ constant I_C

I_B(uA) is very small compare to I_C (mA). Small increase in I_B cause big increase in

 $I_C I_B=0 A \square I_{CEO}$ occur.

Noticing the value when I_C=0A. There is still some value of current flows.

Active region	Saturation region	Cut-off region
B-E junction is forward bias C-B junction is reverse bias	\bullet B-E and C-B junction is forward bias, thus the values of \mathbf{I}_{B} and \mathbf{I}_{C} is too big.	 region below I_B=0μA is to be avoided if an undistorted o/p signal is required
• can be employed for voltage, current and power amplification	 The value of V_{CE} is so small. Suitable region when the transistor as a logic switch. NOT and avoid this region when the transistor as an amplifier. 	 B-E junction and C-B junction is reverse bias I_B=0, I_C not zero, during this condition I_C=I_{CEO} where is this current flow when B-E is reverse bias.




Beta or amplification factor

The ratio of dc collector current (IC) to the dc base current (IB) is dc beta (□dc) which is dc current gain where IC and IB are determined at a particular operating point, Q-point (quiescent point). It's define by the following equation:


$$30 < \Box dc < 300 \Box 2N3904$$

On data sheet, \Box_{dc} =hfe with h is derived from ac hybrid equivalent cct. FE are derived from forward-current amplification and common-emitter configuration respectively.

Department of ECE NRCM M V S NAGALAKSHMI



For ac conditions, an ac beta has been defined as the changes of collector current (I_C) compared to the changes of base current (I_B) where I_C and I_B are determined at operating point. On data sheet,



 \Box_{ac} =hfe It can defined by the following equation:

From output characteristics of commonemitter configuration, find \square_{ac} and \square_{dc} with an Operating point at I_B =25 $\square A$ and V_{CE} =7.5V

$$\beta_{ac} = \frac{\Delta Ic}{\Delta IB} \Big|_{Vce = constant}$$


$$= \frac{Ic_2 - Ic_1}{I_{B_2} - I_{B_1}} = \frac{3.2 \, m - 2.2 \, m}{30 \, \mu - 20 \, \mu}$$

$$= \frac{1 \, m}{10 \, \mu} = 100$$

$$\beta_{dc} = \frac{Ic}{I_B}$$

$$= \frac{2.7 \, m}{25 \, \mu}$$

$$= 108$$



Relationship analysis between α and β

CASE 1
$$I_{E} = I_{C} + I_{B} \qquad (1)$$
subtitute equ. $I_{C} = \beta I_{B}$ into (1) we get
$$\underline{I_{E} = (\beta + 1)I_{B}}$$

CASE 2
$$known : \alpha = \frac{I_{C}}{I_{E}} \Rightarrow I_{E} = \frac{I_{C}}{\alpha} \qquad (2)$$

$$known : \beta = \frac{I_{C}}{I_{B}} \Rightarrow I_{B} = \frac{I_{C}}{\beta} \qquad (3)$$
subtitute (2) and (3) into (1) we get,
$$\alpha = \frac{\beta}{\beta + 1} \qquad \text{and} \qquad \beta = \frac{\alpha}{1 - \alpha}$$

3.5 COMMON - COLLECTOR CONFIGURATION

Also called emitter-follower (EF). It is called common-emitter configuration since both the signal source and the load share the collector terminal as a common connection point. The output voltage is obtained at emitter terminal. The input characteristic of common-collector configuration is

Department of ECE NRCM M V S NAGALAKSHMI

similar with common-emitter. configuration. Common-collector circuit configuration is provided with the load resistor connected from emitter to ground. It is used primarily for impedance- matching purpose since it has high input impedance and low output impedance.




Fig 3.10 CC Configuration

For the common-collector configuration, the output characteristics are a plot of I_E vs V_{CE} for a range




Fig 3.11 Output Characteristics of CC Configuration for npn Transistor

BJT HYBRID MODEL

Small signal low frequency transistor Models:

All the transistor amplifiers are two port networks having two voltages and two currents. The positive directions of voltages and currents are shown in **fig. 1**.




Fig. 1

A two-port network is represented by four external variables: voltage V_1 and current I_1 at the input port, and voltage V_2 and current I_2 at the output port, so that the two-port network can be treated as a black box modeled by the relationships between the four variables, V_1 , V_2 , I_1 , I_2 . Out of four variables two can be selected as are independent variables and two are dependent variables. The dependent variables can be expressed interns of independent variables. This leads to various two port parameters out of which the following three are important:

- 1. Impedance parameters (z-parameters)
- 2. Admittance parameters (y-parameters)
- 3. Hybrid parameters (h-parameters)

z-parameters

A two-port network can be described by z-parameters as

$$\begin{split} V_1 &= Z_{11}I_1 + Z_{12}I_2 \\ V_2 &= Z_{21}I_1 + Z_{22}I_2 \end{split}$$

In matrix form, the above equation can be rewritten as

$$\begin{bmatrix} V_1 \\ V_2 \end{bmatrix} = \begin{bmatrix} z_{11} & z_{12} \\ z_{21} & z_{22} \end{bmatrix} \begin{bmatrix} I_1 \\ I_2 \end{bmatrix}$$

Where

$$z_{11} = \left. \frac{V_1}{I_1} \right|_{I_2 = 0}$$

Input impedance with output port open circuited

$$z_{12} = \left. \frac{V_1}{I_2} \right|_{I_1=0}$$

Reverse transfer impedance with input port open circuited

$$z_{21} = \left. \frac{V_2}{I_1} \right|_{I_2=0}$$

Forward transfer impedance with output port open circuited

$$z_{22} = \left. \frac{V_2}{I_2} \right|_{I_1=0}$$

Output impedance with input port open circuited

Y-parameters: A two-port network can be described by Y-parameters as

$$I_1 = Y_{11}V_1 + Y_{12}V_2$$

$$I_2 = Y_{21}V_1 + Y_{22}V_2$$

$$\begin{bmatrix} I_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} y_{11} & y_{12} \\ y_{21} & y_{22} \end{bmatrix} \begin{bmatrix} V_1 \\ V_2 \end{bmatrix}$$

$$y_{11} = \left. \frac{I_1}{V_1} \right|_{V_2 = 0}$$

Input admittance with output port short circuited

$$y_{12} = \left. \frac{I_1}{V_2} \right|_{V_1 = 0}$$

Reverse transfer admittance with input port short circuited

$$y_{21} = \left. \frac{I_2}{V_1} \right|_{V_2 = 0}$$

Forward transfer admittance with output port short circuited

$$y_{22} = \left. \frac{I_2}{V_2} \right|_{V_1 = 0}$$

Output admittance with input port short circuited

Hybrid parameters (h-parameters)

If the input current I1 and output voltage V2 are taken as independent variables, the dependent variables V1 and I2 can be written as

$$\begin{bmatrix} V_1 \\ I_2 \end{bmatrix} = \begin{bmatrix} h_{11} & h_{12} \\ h_{21} & h_{22} \end{bmatrix} \begin{bmatrix} I_1 \\ V_2 \end{bmatrix}$$

Where h_{11} , h_{12} , h_{21} , h_{22} are called as hybrid parameters.

$$h_{11} = \left. \frac{V_1}{I_1} \right|_{V_2 = 0}$$

Input impedence with o/p port short circuited

$$h_{12} = \left. \frac{V_1}{V_2} \right|_{I_1 = 0}$$

Reverse voltage transfer ratio with i/p port open circuited

$$h_{21} = \left. \frac{I_2}{I_1} \right|_{V_2 = 0}$$

Forward voltage transfer ratio with o/p port short circuited

$$h_{22} = \left. \frac{I_2}{V_2} \right|_{I_1 = 0}$$

output impedance with i/p

port open circuited THE

HYBRID MODEL FOR TWO

PORT NETWORK:

Based on the definition of hybrid parameters the mathematical model for two pert networks known as h- parameter model can be developed. The hybrid equations can be written as:

$$V_1 = h_i I_1 + h_r V_2$$


$$I_2 = h_f I_1 + h_o V_2$$

(The following convenient alternative subscript notation is recommended by the **IEEE Standards**:

$$i=11=$$
 input $o=22=$ output

f=21 = forward transfer r=12 = reverse transfer)

We may now use the four h parameters to construct a mathematical model of the device of Fig.(1). The hybrid circuit for any device indicated in Fig.(2). We can verify that the model of Fig.(2) satisfies above equations by writing Kirchhoff'svoltage and current laws for input and output ports.



If these parameters are specified for a particular configuration, then suffixes e,b or c are also included,

e.g. h_{fe} ,h _{ib} are h parameters of common emitter and common collector amplifiers

Using two equations the generalized model of the amplifier can be drawn as shown in $\underline{\text{fig.}}$ 2.




Figure. 2