

# Compiler Design

23CS702

SWARNA RAMYA P  
Assistant Professor




**NARSIMHA REDDY ENGINEERING COLLEGE**  
**UGC AUTONOMOUS INSTITUTION**

Maisammaguda (V), Kompally - 500100, Secunderabad, Telangana State, India

UGC - Autonomous Institute  
Accredited by NBA & NAAC with 'A' Grade  
Approved by AICTE  
Permanently affiliated to JNTUH

# **UNIT -I**


## **Introduction & Lexical Analysis**



# Outline

- Introduction
- Role of lexical analyzer
- Specification of tokens
- Recognition of tokens
- Lexical analyzer generator
- Finite automata
- Design of lexical analyzer generator

# The role of lexical analyzer



# Why to separate Lexical analysis and parsing

1. Simplicity of design
2. Improving compiler efficiency
3. Enhancing compiler portability

# Tokens, Patterns and Lexeme

- A token is a pair a token name and an optional token value
- A pattern is a description of the form that the lexemes of a token may take
- A lexeme is a sequence of characters in the source program that matches the pattern for a token

# Example

Token	Informal description	Sample lexemes
<b>if</b>	Characters i, f	if
<b>else</b>	Characters e, l, s, e	else
<b>comparison</b>	< or > or <= or >= or == or !=	<=, !=
<b>id</b>	Letter followed by letter and digits	pi, score, D2
<b>number</b>	Any numeric constant	3.14159, 0, 6.02e23
<b>literal</b>	Anything but “ sorrounded by “	“core dumped”

```
printf(“total = %d\n”, score);
```

# Attributes for tokens

- $E = M * C ** 2$ 
  - $\langle \text{id, pointer to symbol table entry for E} \rangle$
  - $\langle \text{assign-op} \rangle$
  - $\langle \text{id, pointer to symbol table entry for M} \rangle$
  - $\langle \text{mult-op} \rangle$
  - $\langle \text{id, pointer to symbol table entry for C} \rangle$
  - $\langle \text{exp-op} \rangle$
  - $\langle \text{number, integer value 2} \rangle$

# Lexical errors

- Some errors are out of power of lexical analyzer to recognize:
  - $fi(a == f(x)) \dots$
- However it may be able to recognize errors like:
  - $d = 2r$
- Such errors are recognized when no pattern for tokens matches a character sequence

# Error recovery

- Panic mode: successive characters are ignored until we reach to a well formed token
- Delete one character from the remaining input
- Insert a missing character into the remaining input
- Replace a character by another character
- Transpose two adjacent characters



# Sentinels



```

Switch (*forward++) {
    case eof:
        if (forward is at end of first buffer) {
            reload second buffer;
            forward = beginning of second buffer;
        }
        else if {forward is at end of second buffer) {
            reload first buffer;\
            forward = beginning of first buffer;
        }
        else /* eof within a buffer marks the end of input */
            terminate lexical analysis;

        break;
    cases for the other characters;
}

```

# Specification of tokens

- In theory of compilation regular expressions are used to formalize the specification of tokens
- Regular expressions are means for specifying regular languages
- Example:
  - Letter\_(letter\_ | digit)\*
- Each regular expression is a pattern specifying the form of strings

# Regular expressions

- $\epsilon$  is a regular expression,  $L(\epsilon) = \{\epsilon\}$
- If  $a$  is a symbol in  $\Sigma$  then  $a$  is a regular expression,  $L(a) = \{a\}$
- $(r) \mid (s)$  is a regular expression denoting the language  $L(r) \cup L(s)$
- $(r)(s)$  is a regular expression denoting the language  $L(r)L(s)$
- $(r)^*$  is a regular expression denoting  $(L(r))^*$
- $(r)$  is a regular expression denoting  $L(r)$

# Regular definitions

$d_1 \rightarrow r_1$

$d_2 \rightarrow r_2$

...

$d_n \rightarrow r_n$

- Example:

$\text{letter\_} \rightarrow A \mid B \mid \dots \mid Z \mid a \mid b \mid \dots \mid z \mid \_$

$\text{digit} \rightarrow 0 \mid 1 \mid \dots \mid 9$

$\text{id} \rightarrow \text{letter\_} (\text{letter\_} \mid \text{digit})^*$

# Extensions

- One or more instances:  $(r)^+$
- Zero of one instances:  $r?$
- Character classes:  $[abc]$
  
- Example:
  - `letter_` ->  $[A-Za-z_]$
  - `digit` ->  $[0-9]$
  - `id` ->  $\text{letter\_}(\text{letter}|\text{digit})^*$

# Recognition of tokens

- Starting point is the language grammar to understand the tokens:

stmt -> **if** expr **then** stmt

| **if** expr **then** stmt **else** stmt

|  $\epsilon$

expr -> term **relop** term

| term

term -> **id**

| **number**

# Recognition of tokens (cont.)

- The next step is to formalize the patterns:

*digit* -> [0-9]

*Digits* -> digit+

*number* -> digit(.digits)? (E[+-]? Digit)?

*letter* -> [A-Za-z\_]

*id* -> letter (letter|digit)\*

*If* -> if

*Then* -> then

*Else* -> else


*Relop* -> < | > | <= | >= | = | <>

- We also need to handle whitespaces:

*ws* -> (blank | tab | newline)+


# Transition diagrams

- Transition diagram for relop




# Transition diagrams (cont.)

- Transition diagram for reserved words and identifiers




# Transition diagrams (cont.)

- Transition diagram for unsigned numbers



# Transition diagrams (cont.)

- Transition diagram for whitespace



# Architecture of a transition– diagram–based lexical analyzer




```
TOKEN getRelop()
{
    TOKEN retToken = new (RELOP)
    while (1) {          /* repeat character processing until a
                        return or failure occurs */
        switch(state) {
            case 0: c= nextchar();
                    if (c == '<') state = 1;
                    else if (c == '=') state = 5;
                    else if (c == '>') state = 6;
                    else fail(); /* lexeme is not a relop */
                    break;

            case 1: ...

            ...

            case 8: retract();
                    retToken.attribute = GT;
                    return(retToken);
        }
    }
```

# Lexical Analyzer Generator –



# Structure of Lex programs

declarations

% %

translation rules



Pattern {Action}

% %

auxiliary functions

# Example



```
%{
  /* definitions of manifest constants
  LT, LE, EQ, NE, GT, GE,
  IF, THEN, ELSE, ID, NUMBER, RELOP */
}%

/* regular definitions
delim      [ \t\n]
ws         {delim}+
letter     [A-Za-z]
digit      [0-9]
id         {letter}({letter}|{digit})*
number     {digit}+(\.{digit}+)?(E[+-]?{digit}+)?

%%
{ws}      { /* no action and no return */}
if        {return(IF);}
then      {return(THEN);}
else      {return(ELSE);}
{id}      {yyval = (int) installID(); return(ID); }
{number}  {yyval = (int) installNum(); return(NUMBER);}
...

```

```
Int installID() { /* funtion to
lexeme, whose first character is
pointed to by yytext, and whose
length is yyleng, into the symbol
table and return a pointer thereto
*/
```

```
}
```

```
Int installNum() { /* similar to
installID, but puts numerical
constants into a separate table */
}
```

# Finite Automata

- Regular expressions = specification
- Finite automata = implementation
  
- A finite automaton consists of
  - An input alphabet  $\Sigma$
  - A set of states  $S$
  - A start state  $n$
  - A set of accepting states  $F \subseteq S$
  - A set of transitions  $\text{state} \rightarrow \text{input state}$

# Finite Automata

- Transition

$$s_1 \xrightarrow{a} s_2$$

- Is read

In state  $s_1$  on input “a” go to state  $s_2$


- If end of input

- If in accepting state  $\Rightarrow$  accept, otherwise  $\Rightarrow$  reject


- If no transition possible  $\Rightarrow$  reject

# Finite Automata State Graphs


● A state



• The start state




• An accepting state




a

• A transition



# A Simple Example


- A finite automaton that accepts only “1”



- A finite automaton accepts a string if we can follow transitions labeled with the characters in the string from the start to some accepting state

# Another Simple Example


- A finite automaton accepting any number of 1's followed by a single 0
- Alphabet:  $\{0,1\}$



- Check that “1110” is accepted but “110...” is not


# And Another Example

- Alphabet  $\{0,1\}$
- What language does this recognize?



# And Another Example


- Alphabet still  $\{ 0, 1 \}$



- The operation of the automaton is not completely defined by the input
  - On input “11” the automaton could be in either state

# Epsilon Moves

- Another kind of transition:  $\epsilon$ -moves



- Machine can move from state A to state B without reading input

# Deterministic and Nondeterministic Automata




- Deterministic Finite Automata (DFA)
  - One transition per input per state
  - No  $\epsilon$ -moves
- Nondeterministic Finite Automata (NFA)
  - Can have multiple transitions for one input in a given state
  - Can have  $\epsilon$ -moves
- *Finite* automata have *finite* memory
  - Need only to encode the current state

# Execution of Finite Automata

- A DFA can take only one path through the state graph
  - Completely determined by input
- NFAs can choose
  - Whether to make  $\epsilon$ -moves
  - Which of multiple transitions for a single input to take

# Acceptance of NFAs

- An NFA can get into multiple states



- Input: 1 0 1
- Rule: NFA accepts if it can get in a final state


# NFA vs. DFA (1)

- NFAs and DFAs recognize the same set of languages (regular languages)
- DFAs are easier to implement
  - There are no choices to consider


# NFA vs. DFA (2)

- For a given language the NFA can be simpler than the DFA

NFA



DFA




- DFA can be exponentially larger than NFA

# Regular Expressions to Finite


## Automata

- High-level sketch




# Regular Expressions to NFA (1)


- For each kind of rexp, define an NFA
  - Notation: NFA for rexp A



- For  $\epsilon$




- For input a




# Regular Expressions to NFA (2)

● For AB




• For A | B



# Regular Expressions to NFA ( $\epsilon$ )



● For  $A^*$



# NFA to DFA. The Trick

- Simulate the NFA
- Each state of resulting DFA
  - = a non-empty subset of states of the NFA
- Start state
  - = the set of NFA states reachable through  $\epsilon$ -moves from NFA start state
- Add a transition  $S \rightarrow^a S'$  to DFA iff
  - $S'$  is the set of NFA states reachable from the states in  $S$  after seeing the input  $a$ 
    - considering  $\epsilon$ -moves as well

# NFA $\rightarrow$ DFA Example



$x = *p$

**LD R1, p // R1 = p**

**LD R2, o(R1) // R2 =**

**contents(o+contents(R1))**

**ST x, R2 // x=R2**

# conditional-jump three-address instruction

If  $x < y$  goto L

```
LD R1, x           // R1 = x
LD R2, y           // R2 = y
SUB R1, R1, R2     // R1 = R1 - R2
BLTZ R1, M         // if R1 < 0 jump to M
```

# costs associated with the addressing modes

- LD R<sub>0</sub>, R<sub>1</sub> cost = 1
- LD R<sub>0</sub>, M cost = 2
- LD R<sub>1</sub>, \*100(R<sub>2</sub>) cost = 3

# Addresses in the Target Code

- A statically determined area Code
- A statically determined data area Static
- A dynamically managed area Heap
- A dynamically managed area Stack

# three-address statements for procedure calls and returns



- call callee
- Return
- Halt
- action

# Target program for a sample call and return

```

// code for c
action1
call p
action2
halt

// code for p
action3
return

```

```

// code for c
100: ACTION1 // code for action1
120: ST 364, #140 // save return address 140 in location 364
132: BR 200 // call p
140: ACTION2
160: HALT // return to operating system
...

// code for p
200: ACTION3
220: BR *364 // return to address saved in location 364
...

// 300-363 hold activation record for c
300: // return address
304: // local data for c
...

// 364-451 hold activation record for p
364: // return address
368: // local data for p

```

# Stack Allocation

```

LD    SP, #stackStart           // initialize the stack
code for the first procedure
HALT                             // terminate execution

ADD   SP, SP, #caller.recordSize // increment stack pointer
ST    *SP, #here + 16          // save return address
BR    callee.codeArea          // return to caller
Branch to called procedure

```

Return to caller

in Callee: BR \*0(SP)

in caller: SUB SP, SP, #caller.recordsize



# Basic blocks and flow graphs

- Partition the intermediate code into basic blocks
  - The flow of control can only enter the basic block through the first instruction in the block. That is, there are no jumps into the middle of the block.
  - Control will leave the block without halting or branching, except possibly at the last instruction in the block.
- The basic blocks become the nodes of a flow graph

# rules for finding leaders


- The first three-address instruction in the intermediate code is a leader.
- Any instruction that is the target of a conditional or unconditional jump is a leader.
- Any instruction that immediately follows a conditional or unconditional jump is a leader.

# Intermediate code to set a 10\*10 matrix to an identity matrix

```
for i from 1 to 10 do
    for j from 1 to 10 do
        a[i, j] = 0.0;
for i from 1 to 10 do
    a[i, i] = 1.0;
```

```
1)  i = 1
2)  j = 1
3)  t1 = 10 * i
4)  t2 = t1 + j
5)  t3 = 8 * t2
6)  t4 = t3 - 88
7)  a[t4] = 0.0
8)  j = j + 1
9)  if j <= 10 goto (3)
10) i = i + 1
11) if i <= 10 goto (2)
12) i = 1
13) t5 = i - 1
14) t6 = 88 * t5
15) a[t6] = 1.0
16) i = i + 1
17) if i <= 10 goto (13)
```

# Flow graph based on Basic Blocks



# liveness and next-use information

- We wish to determine for each three address statement  $x=y+z$  what the next uses of  $x$ ,  $y$  and  $z$  are.
- Algorithm:
  - Attach to statement  $i$  the information currently found in the symbol table regarding the next use and liveness of  $x$ ,  $y$ , and  $z$ .
  - In the symbol table, set  $x$  to "not live" and "no next use."
  - In the symbol table, set  $y$  and  $z$  to "live" and the next uses of  $y$  and  $z$  to  $i$ .

# DAG representation of basic blocks


- There is a node in the DAG for each of the initial values of the variables appearing in the basic block.
- There is a node  $N$  associated with each statement  $s$  within the block. The children of  $N$  are those nodes corresponding to statements that are the last definitions, prior to  $s$ , of the operands used by  $s$ .
- Node  $N$  is labeled by the operator applied at  $s$ , and also attached to  $N$  is the list of variables for which it is the last definition within the block.
- Certain nodes are designated *output nodes*. These are the nodes whose variables are *live on exit* from the block.

# Code improving transformations

- We can eliminate *local common subexpressions*, that is, instructions that compute a value that has already been computed.
- We can eliminate *dead code*, that is, instructions that compute a value that is never used.
- We can reorder statements that do not depend on one another; such reordering may reduce the time a temporary value needs to be preserved in a register.
- We can apply algebraic laws to reorder operands of three-address instructions, and sometimes thereby simplify the computation.


# DAG for basic block

```
a = b + c  
b = a - d  
c = b + c  
d = a - d
```



# DAG for basic block

```
a = b + c;  
b = b - d  
c = c + d  
e = b + c
```




# array accesses in a DAG

- An assignment from an array, like  $x = a[i]$ , is represented by creating a node with operator  $=[]$  and two children representing the initial value of the array,  $a_0$  in this case, and the index  $i$ . Variable  $x$  becomes a label of this new node.
- An assignment to an array, like  $a[j] = y$ , is represented by a new node with operator  $[]=$  and three children representing  $a_0$ ,  $j$  and  $y$ .
- There is no variable labeling this node. What is different is that the creation of this node *kills* all currently constructed nodes whose value depends on  $a_0$ . A node that has been killed cannot receive any more labels; that is, it cannot become a common subexpression.

# DAG for a sequence of array assignments

```

x = a[i]
a[j] = y
z = a[i]
  
```



# Rules for reconstructing the basic block from a DAG

- The order of instructions must respect the order of nodes in the DAG. That is, we cannot compute a node's value until we have computed a value for each of its children.
- Assignments to an array must follow all previous assignments to, or evaluations from, the same array, according to the order of these instructions in the original basic block.
- Evaluations of array elements must follow any previous (according to the original block) assignments to the same array. The only permutation allowed is that two evaluations from the same array may be done in either order, as long as neither crosses over an assignment to that array.
- Any use of a variable must follow all previous (according to the original block) procedure calls or indirect assignments through a pointer.
- Any procedure call or indirect assignment through a pointer must follow all previous (according to the original block) evaluations of any variable.

# principal uses of registers

- In most machine architectures, some or all of the operands of an operation must be in registers in order to perform the operation.
- Registers make good temporaries – places to hold the result of a subexpression while a larger expression is being evaluated, or more generally, a place to hold a variable that is used only within a single basic block.
- Registers are often used to help with run-time storage management, for example, to manage the run-time stack, including the maintenance of stack pointers and possibly the top elements of the stack itself.

# Descriptors for data structure

- For each available register, a register descriptor keeps track of the variable names whose current value is in that register. Since we shall use only those registers that are available for local use within a basic block, we assume that initially, all register descriptors are empty. As the code generation progresses, each register will hold the value of zero or more names.
- For each program variable, an address descriptor keeps track of the location or locations where the current value of that variable can be found. The location might be a register, a memory address, a stack location, or some set of more than one of these. The information can be stored in the symbol-table entry for that variable name.

# Machine Instructions for Operations

- Use  $\text{getReg}(x = y + z)$  to select registers for  $x$ ,  $y$ , and  $z$ . Call these  $R_x$ ,  $R_y$  and  $R_z$ .
- If  $y$  is not in  $R_y$  (according to the register descriptor for  $R_y$ ), then issue an instruction  $\text{LD } R_y, y'$ , where  $y'$  is one of the memory locations for  $y$  (according to the address descriptor for  $y$ ).
- Similarly, if  $z$  is not in  $R_z$ , issue an instruction  $\text{LD } R_z, z'$ , where  $z'$  is a location for  $z$ .
- Issue the instruction  $\text{ADD } R_x, R_y, R_z$ .

# Rules for updating the register and address descriptors

- For the instruction LD R, x
  - Change the register descriptor for register R so it holds only x.
  - Change the address descriptor for x by adding register R as an additional location.
- For the instruction ST x, R, change the address descriptor for x to include its own memory location.
- For an operation such as ADD R<sub>x</sub>, R<sub>y</sub>, R<sub>z</sub> implementing a three-address instruction  $x = y + x$ 
  - Change the register descriptor for R<sub>x</sub> so that it holds only x.
  - Change the address descriptor for x so that its only location is R<sub>x</sub>. Note that the memory location for x is *not* now in the address descriptor for x.
  - Remove R<sub>x</sub> from the address descriptor of any variable other than x.
- When we process a copy statement  $x = y$ , after generating the load for y into register R<sub>y</sub>, if needed, and after managing descriptors as for all load statements (per rule I):
  - Add x to the register descriptor for R<sub>y</sub>.
  - Change the address descriptor for x so that its only location is R<sub>y</sub>.

# Instructions generated and the changes in the register and address descriptors

	R1	R2	R3	a	b	c	d	t	u	v
a = d LD R2, d										
d = v + u ADD R1, R3, R1	u	a, d	v	R2	b	c	d, R2		R1	R3
exit ST a, R2 ST d, R1	d	a	v	R2	b	c	R1			R3
ADD R3, R2, R1	d	a	v	a, R2	b	c	d, R1			R3
	u	t	v	a	b	c	d	R2	R1	R3

# Rules for picking register $R_y$ f

- If  $y$  is currently in a register, pick a register already containing  $y$  as  $R_y$ . Do not issue a machine instruction to load this register, as none is needed.
- If  $y$  is not in a register, but there is a register that is currently empty, pick one such register as  $R_y$ .
- The difficult case occurs when  $y$  is not in a register, and there is no register that is currently empty. We need to pick one of the allowable registers anyway, and we need to make it safe to reuse.

# Possibilities for value of R

- If the address descriptor for  $v$  says that  $v$  is somewhere besides  $R$ , then we are OK.
- If  $v$  is  $x$ , the value being computed by instruction  $I$ , and  $x$  is not also one of the other operands of instruction  $I$  ( $z$  in this example), then we are OK. The reason is that in this case, we know this value of  $x$  is never again going to be used, so we are free to ignore it.
- Otherwise, if  $v$  is not used later (that is, after the instruction  $I$ , there are no further uses of  $v$ , and if  $v$  is live on exit from the block, then  $v$  is recomputed within the block), then we are OK.
- If we are not OK by one of the first two cases, then we need to generate the store instruction **ST**  $v$ ,  $R$  to place a copy of  $v$  in its own memory location. This operation is called a spill.

# Selection of the register Rx

1. Since a new value of  $x$  is being computed, a register that holds only  $x$  is always an acceptable choice for  $R_x$ .
2. If  $y$  is not used after instruction  $I$ , and  $R_y$  holds only  $y$  after being loaded,  $R_y$  can also be used as  $R_x$ . A similar option holds regarding  $z$  and  $R_x$ .

# Possibilities for value of R

- If the address descriptor for  $v$  says that  $v$  is somewhere besides  $R$ , then we are OK.
- If  $v$  is  $x$ , the value being computed by instruction  $I$ , and  $x$  is not also one of the other operands of instruction  $I$  ( $z$  in this example), then we are OK. The reason is that in this case, we know this value of  $x$  is never again going to be used, so we are free to ignore it.
- Otherwise, if  $v$  is not used later (that is, after the instruction  $I$ , there are no further uses of  $v$ , and if  $v$  is live on exit from the block, then  $v$  is recomputed within the block), then we are OK.
- If we are not OK by one of the first two cases, then we need to generate the store instruction **ST**  $v$ ,  $R$  to place a copy of  $v$  in its own memory location. This operation is called a spill.

# Characteristic of peephole optimizations

- Redundant-instruction elimination
- Flow-of-control optimizations
- Algebraic simplifications
- Use of machine idioms

# Redundant-instruction elimination

- LD a, Ro

  - ST Ro, a

- if debug == 1 goto L1

  - goto L2

  - L1 : print debugging information

  - L2:

# Flow-of-control optimizations

□ goto L1

□ ... if a<b goto L1

□ L1: goto ...

⊃ L1: goto L2

□ Can be replaced by:

goto L2

Can be replaced by:

if a<b goto L2

□ ...

...

□ L1: goto

L1: goto L2

⊃


# Global register allocation

- Previously explained algorithm does local (block based) register allocation
- This resulted that all live variables be stored at the end of block
- To save some of these stores and their corresponding loads, we might arrange to assign registers to frequently used variables and keep these registers consistent across block boundaries (globally)
- Some options are:
  - Keep values of variables used in loops inside registers
  - Use graph coloring approach for more globally allocation


# Usage counts

- For the loops we can approximate the saving by register allocation as:
  - Sum over all blocks (B) in a loop (L)
  - For each uses of  $x$  before any definition in the block we add one unit of saving
  - If  $x$  is live on exit from B and is assigned a value in B, then we ass 2 units of saving

# Flow graph of an inner loop




# Code sequence using global register assignment



# Register allocation by Graph coloring

- Two passes are used
  - Target-machine instructions are selected as though there are an infinite number of symbolic registers
  - Assign physical registers to symbolic ones
    - Create a register-interference graph
    - Nodes are symbolic registers and edges connect two nodes if one is live at a point where the other is defined.
    - For example in the previous example an edge connects a and d in the graph
    - Use a graph coloring algorithm to assign registers.

# Intermediate-code tree for $a[i]=b+1$



# Tree-rewriting rules

1)	$R_i \leftarrow C_a$	{ LD $R_i, \#a$ }
2)	$R_i \leftarrow M_x$	{ LD $R_i, x$ }
3)	$M \leftarrow \begin{array}{c} = \\ / \quad \backslash \\ M_x \quad R_i \end{array}$	{ ST $x, R_i$ }
4)	$M \leftarrow \begin{array}{c} = \\ / \quad \backslash \\ \text{ind} \quad R_j \\   \\ R_i \end{array}$	{ ST $*R_i, R_j$ }
5)	$R_i \leftarrow \begin{array}{c} \text{ind} \\   \\ + \\ / \quad \backslash \\ C_a \quad R_j \end{array}$	{ LD $R_i, a(R_j)$ }
6)	$R_i \leftarrow \begin{array}{c} + \\ / \quad \backslash \\ R_i \quad \text{ind} \\ \quad \quad   \\ \quad \quad + \\ \quad \quad / \quad \backslash \\ \quad \quad C_a \quad R_j \end{array}$	{ ADD $R_i, R_i, a(R_j)$ }
7)	$R_i \leftarrow \begin{array}{c} + \\ / \quad \backslash \\ R_i \quad R_j \end{array}$	{ ADD $R_i, R_i, R_j$ }
8)	$R_i \leftarrow \begin{array}{c} + \\ / \quad \backslash \\ R_i \quad C_1 \end{array}$	{ INC $R_i$ }

# Syntax-directed translation scheme

1)	$R_i \rightarrow \mathbf{c}_a$	$\{ \text{LD } R_i, \#a \}$
2)	$R_i \rightarrow M_x$	$\{ \text{LD } R_i, x \}$
3)	$M \rightarrow = M_x R_i$	$\{ \text{ST } x, R_i \}$
4)	$M \rightarrow = \mathbf{ind} R_i R_j$	$\{ \text{ST } *R_i, R_j \}$
5)	$R_i \rightarrow \mathbf{ind} + \mathbf{c}_a R_j$	$\{ \text{LD } R_i, a(R_j) \}$
6)	$R_i \rightarrow + R_i \mathbf{ind} + \mathbf{c}_a R_j$	$\{ \text{ADD } R_i, R_i, a(R_j) \}$
7)	$R_i \rightarrow + R_i R_j$	$\{ \text{ADD } R_i, R_i, R_j \}$
8)	$R_i \rightarrow + R_i \mathbf{c}_1$	$\{ \text{INC } R_i \}$
9)	$R \rightarrow \mathbf{sp}$	
10)	$M \rightarrow \mathbf{m}$	

# Evaluating Expressions with an Insufficient Supply of Registers

- Node  $N$  has at least one child with label  $r$  or greater. Pick the larger child (or either if their labels are the same) to be the "big" child and let the other child be the "little" child.
- Recursively generate code for the big child, using base  $b = 1$ . The result of this evaluation will appear in register  $R_r$
- Generate the machine instruction  $ST\ t_k, R_r$ , where  $t_k$  is a temporary variable used for temporary results used to help evaluate nodes with label  $k$ .
- Generate code for the little child as follows. If the little child has label  $r$  or greater, pick base  $b=1$ . If the label of the little child is  $j < r$ , then pick  $b=r-j$ . Then recursively apply this algorithm to the little child; the result appears in  $R_r$ .
- Generate the instruction  $LD\ R_{r-1}, t_k$ .
- If the big child is the right child of  $N$ , then generate the instruction  $OP\ R_r, R_r, R_{r-1}$ . If the big child is the left child, generate  $OP\ R_r, R_{r-1}, R_r$ .


# Optimal three-register code using only two registers

```
LD R2, d
LD R1, c
ADD R2, R1, R2
LD R1, e
MUL R2, R1, R2
ST t3, R2
LD R2, b
LD R1, a
SUB R2, R1, R2
LD R1, t3
ADD R2, R2, R1
```

# Dynamic Programming Algorithm

- Compute bottom-up for each node  $n$  of the expression tree  $T$  an array  $C$  of costs, in which the  $i$ th component  $C[i]$  is the optimal cost of computing the subtree  $S$  rooted at  $n$  into a register, assuming  $i$  registers are available for the computation, for
- Traverse  $T$ , using the cost vectors to determine which subtrees of  $T$  must be computed into memory.
- Traverse each tree using the cost vectors and associated instructions to generate the final target code. The code for the subtrees computed into memory locations is generated first.

# Syntax tree for $(a - b) + c * (d / e)$ with cost vector at each node



# minimum cost of evaluating the root with two registers available

- Compute the left subtree with two registers available into register  $R_0$ , compute the right subtree with one register available into register  $R_1$ , and use the instruction  $\text{ADD } R_0, R_0, R_1$  to compute the root. This sequence has cost  $2+5+1=8$ .
- Compute the right subtree with two registers available into  $R_1$ , compute the left subtree with one register available into  $R_0$ , and use the instruction  $\text{ADD } R_0, R_0, R_1$ . This sequence has cost  $4+2+1=7$ .
- Compute the right subtree into memory location  $M$ , compute the left subtree with two registers available into register  $R_0$ , and use the instruction  $\text{ADD } R_0, R_0, M$ . This sequence has cost  $2+2+1=5$ .